N-channel and p-channel polysilicon thin film transistors (poly-Si TFTs) with different geometries were fabricated and characterized to study the interactive effects of active channel area on drain current. We find that for both non-passivated and passivated p-TFTs, since no avalanche multiplication is involved, the drain current is increased with reduced active channel area due to the reduction of grain-boundary trap density. In contrast, a somewhat unexpected trap dependence of the kink effect is observed in n-TFTs. Consequently, the dependence of active channel area on drain current differs between non-passivated n-TFTs with large trap density and passivated n-TFTs with small trap density.
Introduction
Polycrystalline silicon thin-film transistors (poly-Si TFTs) have been intensively studied for application to highperformance large-area active matrix liquid-crystal display (AMLCD) systems. Their primary advantages over conventional amorphous silicon TFTs lie in their higher drive current and the availability of both n-and p-channel TFTs. These features allow high-performance complementary metal-oxidesemiconductor (CMOS) peripheral drivers to be integrated with active switching elements on the same substrate, reducing the number of external connections for improved reliability and reduced cost. 1, 2) It has been reported that the characteristics of poly-Si TFTs can be improved significantly when the channel dimensions become comparable to or smaller than the grain size of the poly-Si film.
3) However, as the device size becomes smaller, poly-Si TFTs are known to behave differently from their counterparts fabricated on single-crystal silicon substrates. For example, the lowering of threshold voltage with decreasing gate length is more pronounced and occurs quite differently in poly-Si TFTs. [4] [5] [6] Another unique feature of poly-Si TFTs is that the subthreshold voltage swing can become significantly sharp as the gate length is decreased. 5, 6) The carrier generation caused by the avalanche multiplication near the drain region and the floating-body effect 7) are believed to be responsible for the severe short-channel effects in n-channel poly-Si TFTs. In addition, it has also been reported that the pronounced short-channel effects in poly-Si TFTs are due to the presence of traps in the grain boundaries. 8) As the grain-boundary trap density is related to the active channel area, 3, 9, 10) we expect that the short-channel effects are also related to the active channel area. In this paper, we have carefully studied both n-and p-channel lightdoped-drain (LDD) TFTs with various geometries, including narrow-width, short-channel, and small-dimension devices. By comparing the normalized drain current, i.e., I D ×L/W , of devices with different geometries, the effects of active channel area on the short-channel effects of n-and p-channel TFTs are clarified. The dependence of grain-boundary trap density on the active channel area and its effects on the kink current is also discussed. tion was then performed by rapid thermal annealing (RTA) at 750
• C for 20 s. An Al film was then deposited and patterned to form the electrodes, followed by nitrogen annealing. Finally, the wafers were split and subjected to NH 3 plasma passivation for 2 h to study its effects.
11)
Both n-and p-channel TFTs are classified into three categories according to their geometries, as narrow-width devices, short-channel devices and small-dimension devices. Narrowwidth devices have a fixed channel length (L = 20 µm) and varied channel width (0.9 µm ≤ W ≤ 20 µm). Shortchannel devices have a fixed channel width (W = 20 µm) and varied channel length (0.9 µm ≤ L ≤ 20 µm). Smalldimension devices have identical channel width and channel length (0.9 µm ≤ W = L ≤ 20 µm). When the width of a narrow-width device is equal to the length of a short-channel device, the area and shape of their active channels are identical except that the lateral electrical field of the short-channel device is larger. Thus, we can study the effects of the lateral electrical field on the normalized drain current by comparing the characteristics of a narrow-width device and a shortchannel device. The lateral electrical field should be the same for a short-channel device and a small-dimension device if they have the same channel length. Therefore, we can study
Experiments
Self-aligned top-gated poly-Si TFTs with LDD structure were employed in this study. Briefly, a 100-nm-thick undoped poly-Si layer was first deposited by low pressure chemical vapor deposition (LPCVD) without solid phase crystallization on an oxidized silicon substrate and patterned into individual active device islands. Then, a 50-nm-thick tetraethyl orthosilicate (TEOS) oxide was deposited to serve as the gate insulator. A second poly-Si film was subsequently deposited and patterned to form the gate. Next, lightly-doped source/drain regions were formed by phosphorous (with 1 × 10 13 cm −2 at 55 KeV) and BF 2 (with 1 × 10 13 cm −2 at 90 KeV) implants for n-and p-channel transistors, respectively. A 400-nmthick self-aligned sidewall spacer was formed by the deposition of an oxide layer and subsequent reactive ion etching. Afterwards, self-aligned n + and p + source/drain regions were formed by heavy-dose phosphorous (with 5 × 10 15 cm −2 at 70 KeV) and BF 2 (with 5 × 10 15 cm −2 at 100 KeV) implants for n-and p-channel transistors, respectively. Dopant activathe effect of active channel area by comparing the characteristics of a short-channel device and a small-dimension device.
Results and Discussion
The channel geometry dependence of calculated effective grain-boundary trap density N T as a function of channel length (i.e., for both short-channel devices and smalldimension devices) or channel width (i.e., for narrow-width devices) is plotted in Fig. 1 . The effective grain-boundary trap density was calculated using the model developed by Levinson et al. 12) and modified by Proano et al. 13) Based on this model, the effective trap density N T can be obtained from the slope of the ln(
2 curve. As shown in the figure, a marked decrease in the N T value is observed when the channel width or length is less than 5 µm. The N T values of narrow-width devices and short-channel devices are roughly the same. In addition, the N T value of small-dimension devices is smaller than that of narrow-width devices with the same channel width. These results indicate that reducing the active channel area can decrease the trap density. The normalized drain current (i.e., I D × L/W ) as a function of channel length (i.e., for both short-channel devices and smalldimension devices) or channel width (i.e., for narrow-width devices) is plotted in Fig. 3 for non-passivated p-TFTs. The I D × L/W values increase rapidly when the channel length or width is less than 5 µm, which is consistent with the considerable decrease of the N T value for a channel width or length less than 5 µm, as shown previously in Fig. 1 . The channel width dependence of calculated effective grain-boundary trap density N T for narrow-width and smalldimension non-passivated n-TFTs is plotted in Fig. 4 . The trend in n-TFTs is very similar to that in p-TFTs. That is, the trap density is reduced with decreasing channel width, and the trap density is smaller in small-dimension devices than in narrow-width devices. Another important feature is that the trap density is reduced significantly from 4-5 cm −2 before passivation to 1-2 cm −2 after passivation. It is worth noting here that because of the severe avalanche multiplication associated with short-channel n-TFT, the N T value cannot be accurately obtained from the slope of the ln(I D / V G ) versus 1/(V G − V FB ) 2 curve; 12, 13) therefore, only data from narrowwidth and small-dimension devices are shown here. Figure 5 shows the normalized output characteristics of non-passivated n-TFTs with W/L = 20 µm/1.5 µm, 1.5 µm/1.5 µm, and 1.5 µm/20 µm. Compared with p-TFTs, a severe kink effect is observed in the output characteris-tics for W/L = 20 µm/1.5 µm and W/L = 1.5 µm/1.5 µm n-TFTs. The occurrence of the "kink current" unique to n-TFTs is due to their higher avalanche generation rate. 14) Consequently for n-TFTs, the kink current becomes the major contributor to the normalized drain current and thus the I D × L/W value increases significantly. Therefore, in contrast to p-TFTs, the increased mobility and reduced threshold voltage due to reduced trap density are not the dominant factors governing the increase in I D × L/W values for n-TFTs. Note that the I D × L/W value in the linear region (i.e., at small drain voltages) for W/L = 1.5 µm/20 µm devices is larger than that for W/L = 1.5 µm/1.5 µm devices. This is attributed to the inevitable series resistance in the LDD region. Since the channel resistance is much smaller in W/L = 1.5 µm/1.5 µm devices than in W/L = 1.5 µm/20 µm devices, the reduction of the I D × L/W value due to series resistance becomes more severe in a W/L = 1.5 µm/1.5 µm device.
Normalized drain current (i.e., I D × L/W ) as a function of channel length (i.e., for both short-channel devices and smalldimension devices) or channel width (i.e., for narrow-width devices) is plotted in Fig. 6 for non-passivated n-TFTs. A corresponding zoom-in plot is also given in the inset of the figure for a close-up look. The I D × L/W values for shortchannel devices and small-dimension devices increase significantly when the channel length is less than 5 µm, indicating that the onset of avalanche multiplication occurs when the channel length is equal to or smaller than 5 µm. In contrast to p-TFTs, small-dimension non-passivated n-TFTs have a smaller I D × L/W value than short-channel devices with the same channel length. These observations are somewhat unexpected because small-dimension devices have a smaller N T value. In addition, since the lateral electrical field along the channel direction should be identical for short-channel and small-dimension devices with the same channel length, the avalanche generation rate and kink current should also be roughly the same. To account for the more pronounced kink current in short-channel devices, one plausible mechanism is proposed as follows: Since many deep-acceptor-like traps exist in the grain boundaries for n-TFTs, these traps are filled with electrons and thus are negatively charged. When impact ionization occurs, the avalanche-generated holes are swept away from the drain junction. Some of the holes recombine with electrons at the grain boundaries as they flow toward the source region. Hence, many more electrons are injected from the source to the pinch-off region to restore equilibrium. Thus, the larger the N T value, the more avalanchegenerated holes recombine with the negative charge, and therefore the more pronounced the kink effect. As a result, the short-channel n-TFTs with larger trap density have a larger I D × L/W value than their small-dimension counterparts with smaller trap density. Figure 7 shows the normalized drain current plots for passivated n-TFTs. It is interesting to note that the I D × L/W value, in contrast with that for non-passivated devices shown in Fig. 6 , is larger in small-dimension passivated n-TFTs than their short-channel counterparts. In other words, the kink current decreases as the N T value increases for passivated n-TFTs. Apparently, an opposing mechanism becomes dominant. In this case, the impact ionization rate increases as the N T value decreases, as intuitively the grain-boundary traps can prevent the channel carriers from gaining higher energy.
15) The impact ionization rate is increased with reducing the trap density and hence the I D × L/W value is larger in small-dimension devices than in short-channel devices.
Conclusion
The interactive effects of the channel area on the shortchannel effects of n-and p-channel poly-Si TFTs have been characterized. It is found that the grain-boundary trap density decreases monotonically with reducing the channel width and drops rapidly once the channel width becomes less than 5 µm. For p-TFTs, since no avalanche multiplication is involved, the normalized drain current increases with decreasing the active channel area because of reduced grain-boundary trap density. As a result, the small-dimension devices have the largest normalized drain current. For n-TFTs, avalanche multiplication occurs and thus the kink current becomes the major contributor to the normalized drain current. For non-passivated n-TFTs, the grain-boundary trap density is large and the kink effect becomes more pronounced as the trap density is increased. On the other hand, for passivated n-TFTs with small trap density, avalanche multiplication is enhanced as the trap density is reduced.
